Other Parts Discussed in Thread: CDCM6208
Please find below a description of the desired system, and the output jitter characteristics.
We can change the 5MHz clock but the 5nsec is a built in error that is kept constant regardless the output frequency.
If there is any missing information please update.
output jitter
System block Diagram
