In addition to the schematic showed in the userguide. Please also post the layout file for the EVM board CDCLVD1204EVM. I want to see how the bias Vac_ref resistors placed and routed to the LVDS clocks signals. Thanks.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
In addition to the schematic showed in the userguide. Please also post the layout file for the EVM board CDCLVD1204EVM. I want to see how the bias Vac_ref resistors placed and routed to the LVDS clocks signals. Thanks.