What does the OSCin_FREQ setting refer to (reg0x162, D4:D2)?
Is it the actual frequency at the OSCIN pins or the frequency at the PFD for PLL2 ( i.e. once the OSCIN clock has been divided by the R2 divider and any x2 settings )?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
