Dual Slave CPRI over Fibre

Derek Day

Hi I have a design requiring two CPRI Fibre interfaces. These will use the SERDES interface of an FPGA. Both CPRI interfaces need to be Slave or Master independently. so under certain conditions both could be slave. Does anyone have a suggested clock connection topology that could achieve this?

over 9 years ago

0 Arvind Sridhar over 9 years ago

TI__Mastermind 24205 points

Hi Derek,

Can you be more specific with your frequency requirements? What is the CPRI data rate and reference frequency? We have a few clock generators that could be used to clock CPRI links.

Regards

Arvind Sridhar

0 Derek Day over 9 years ago in reply to Arvind Sridhar

Prodigy 70 points

Hi yes sorry, 2.5Gb/s and a source of 100MHz for the clock. But my main problem is the requirement for both CPRI's to operate in slave mode!

I am guessing I need to have two clock jitter cleaners one for each CPRI.

Regards

Derek

Clock & timing

Clock & timing forum

Dual Slave CPRI over Fibre