• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 22 subscribers
  • Views 403 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE62005 timing requirements

Timothy Starr
Expert 2445 points
Other Parts Discussed in Thread: CDCE62005

Hello-

Regarding the CDCE62005, how long after SPI_LE pin goes high can the POWER_DOWN/ pin be brought high, to have the device load properly?

How long does it take to go from Power ON Reset state to Active Mode state?

Thanks and Best Regards,

-Tim Starr on behalf of MF@MI

  • 0
    TI__Expert 4400 points
    Hi Tim, As long as SPI_LE is at the Voh min state before PDN pin reaches 2.27V, it should be ok.

    The POR to active state timing is given in page 50 of datasheet. Depending on the input frequency, PLL loop settings, you can calculate how long it takes using the equation given in page 50.