• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 904 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK03318: LMK03318: About CodeLoader setting (LMK03318)

Frank Wang3
Prodigy 90 points

Part Number: LMK03318

Please let me know about unclear points below of CodeLoader.:

①Output setting

　If the case of LVPECL output, which correct LVPECL setting for n-ch?

　Is "CMOS(Hi-Z) correct? Or other selection is all ok?

② I find LVPECL selection for P ch  is LVPECL/CMOS(V-), datasheet register define is negative polarity, why?

  • 0
    TI__Mastermind 32575 points

    Hello Frank,

    (1) When OUT_x_SEL=0x1 ("DIFF"), then only OUT_x_MODE1[1:0] is needed to select "AC-LVDS/CML/LVPECL" swing; in this case, OUT_x_MODE2[1:0] is a "Don't care".  OUT_x_MODE2[1:0] is only used to select the internal Rload value when OUT_x_SEL=0x2 (HCSL), or set the LVCMOS mode/polarity on OUTx_N when OUT_x_SEL=0x3 (LVCMOS).  

    (2) OUT_x_MODE1 and OUT_x_MODE2 are multi-purpose register settings, so their modes depend on OUT_x_SEL setting.  There is no polarity defined for "DIFF(LVPECL)".  The polarity to OUTx_P and OUTx_N apply only when OUT_x_SEL = 0x3 ("LVCMOS"); the LVCMOS polarity on OUTx_P and OUTx_N are selected by OUT_x_MODE1 and OUT_x_MODE2 settings, respectively, as shown in the last column of the register table you posted (as well as the GUI screenshots).

    Regards,
    Alan

  • 0 in reply to Alan O
    Prodigy 90 points
    Thanks for your quick answer, Alan.