Hi Bros,
When my customer is testing LMK04828, the phase noise is changing a lot during working(Attachment is the video). We changed the input clock signal from FPGA serdes to clock generator equipment which can solve the problem. From the experiment, we guess the input clock signal is not so clean. Could we solve the problem by changing LMK04828 loop parameter, or do you have better suggestions? Thanks