Dear Technical Support Team,
Can digital delay be enable with clock distribution only for clock and sysref?
I don't use VCO and PLL like below and I'd like to use digital delay.
How is the digital delay steps without VCO? Is it depended on input clock freqency?
Best Regards,
ttd