• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 585 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCVF2505: CDCVF2505 / Additional delay

S.Satoshi
Guru 21685 points
Part Number: CDCVF2505

Hi,

I understand that the feedback delay can be optimized by adding capacitor to CLKOUT pin, then can the delay of 1Yx pin be adjusted individually by adding capacitor to each 1Yx pins?

Best Regards,

Satoshi / Japan Disty

  • 0
    TI__Expert 8865 points
    Hello Satoshi-san,

    The PLL feedback is taken from the CLKOUT pin. By adding the capacitor on the CLKOUT will adjust the delay in all Yx outputs. Delay in any clock path depends on the capacitive loading on that path. If the loading is changed, the delay in that path will also change.

    Best regards
    Puneet