Hello,
I use a CDCM7005 on my electronic board with two REF_CLK at 10MHz and a VCXO at 960MHz.
My configuration is the follow:
When I drive the REF_CLK pin (35 in QFN) to '1' to toggle with PRI_REF, the CDCM doesn't switch to the primary clock (the PLL is locked on the SEC_REF).
WHY ?
Thanks for your reply,
Sebastien