• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 558 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LVPECL to LVDS

feng luo
Prodigy 140 points


Dear all

Our system needs a LVDS clock signal, and the source is a LVPECL output. I want to know is it OK to just add two pull-down resistors on P/N line? Because there is no enough space for attenuation network.

Thanks.

  • 0
    TI__Genius 16845 points
    Hi Feng,

    If you are feeding this clock signal to a reciever, is important to add the attenuation network so that you do not damage the receiver. The attenuation network is required to reduce the LVPECL swing to LVDS swing (800mV to 325mV). AC coupling is required to change the bias, and pull-up / pull- down resistors are needed on either the P or N line to set the DC bias to 1.2V for the LVDS receiver.

    Kind regards,
    Lane