Hello,
as special case in an application it is necessary to distribute a clock with < 1 kHz down to even less than 1 Hz. The PLLs are unused.
Is that possible, although the datasheet specifies a minimum of 1 kHz for f_Fin? Does this maybe only apply for external VCO mode (which I'm not interested in)?
Best Regards