LMK04610: low skew mode

vic zap

Part Number: LMK04610

Hi!

As stated in the lmk04610 data sheet, the lmk04610 has the low skew mode in which it has minimum phase error between outputs and reference input, but there is no any numeric data concerning this error. Can you tell me please what is the order of this error? Is it tens or hundreds of picoseconds or maybe it is nanoseconds? How much does it vary with temperature?

over 8 years ago

0 Puneet Sareen over 8 years ago

TI__Expert 8865 points

Hi
Low skew mode is like a zero delay mode, where the PLL feedback is taken from the output stage. So the complete output clocktree is compensated by the PLL loop. The input to output delay and the delay variation is much better in this mode compared to normal PLL feedback mode. As this parameter is not part of the spec, we don't have data to share with you.
Best regards
Puneet

0 vic zap over 8 years ago in reply to Puneet Sareen

Intellectual 740 points

Ok. thank you very much for the quick response.

Best regards, vic.

Clock & timing

Clock & timing forum

LMK04610: low skew mode