CDCM6208V1F: About CDCM6208 EVM Software

Toshiyuki

Part Number: CDCM6208V1F
Other Parts Discussed in Thread: CDCM6208

Hi,

Customer need to create a following frequency. I simulated the CDCM6208 EVM GUI. However, the frequency planner couldn't result in the integer divider & LVCMOS plan. Please find attached. Is this software bug?

Input frequency : 161.1328125MHz

Output frequency : 12.96MHz/LVCMOS

Best Regards,

Toshiyukihttps://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/48/CDCM6208_5F00_Settings_2800_1_2900_.inihttps://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/48/CDCM6208_5F00_Settings_5F00_frequency-plan.ini

over 7 years ago

0 Puneet Sareen over 7 years ago

TI__Expert 8865 points

Hello Toshiyuki-san,
Your both settings are integer settings. One is using Fvco/49 and second is using Fvco/48.
Best regards
Puneet

0 Toshiyuki over 7 years ago in reply to Puneet Sareen

Mastermind 7075 points

Hi Puneet-san,

Which is better Fvco/49 or Fvco/48 in terms of jitter etc? Why the frequency planner don't create Fvco/49 plan?

Best Regards,

Toshiyuki

0 Puneet Sareen over 7 years ago in reply to Toshiyuki

TI__Expert 8865 points

Hello Toshiyuki-san,
PLL PFD should be running at highest possible frequency to get better performance. Fvco/48 setting has higher PFD frequency, that is why the frequency planner tool creates a setting with Fvco/48.
Best regards
Puneet

Clock & timing

Clock & timing forum

CDCM6208V1F: About CDCM6208 EVM Software