Hi,
I understand the PLL2REFCLKDIV Register controls the PLL2 Reference Clock Divider value for digital system clock. Then, what is the digital system clock for?
Best Regards,
Toshiyuki
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I understand the PLL2REFCLKDIV Register controls the PLL2 Reference Clock Divider value for digital system clock. Then, what is the digital system clock for?
Best Regards,
Toshiyuki