hello, the schematic of lmk04828 is as follows, the PLL1 cannot locked, I calculated the loop bandwidth is 42.416Hz and the Phase margin is 15.782, should I modify the loop filter for PLL1?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
