• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 22 subscribers
  • Views 616 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04826: OSCout phase

Klaus k
Prodigy 160 points

Part Number: LMK04826

Hello TI suport team,

It it possible to have deterministic phase for OSout? We want to use it as one device clock and need deterministic phase at each powerup.

Thanks, kk

  • 0
    TI__Expert 8865 points

    Hello KK,

    Yes, it is possible. Which mode are you using? I expect you are using dual loop with the VCXO. To have the deterministic phase between output clocks and input clocks, nested 0-delay modes is useful. To have the phase of the OSCout also deterministic, you can also combine the nested and cascaded loops. That means you can select the FB_MUX from PLL1_NCLK_MUX and also from PLL2_NCLK_MUX like shown below:

    Let me know if you need further help on setting up this mode.

    Best regards

    Puneet

  • 0 in reply to Puneet Sareen
    Prodigy 160 points
    Thanks Puneet, I just tried to implement what you proposed. It looks working. I will let it run in an automated way to make sure that there is no issue. Thanks once again.