This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM6208: K2K Memory Configuration for MSMC SRAM and L2 SRAM of DSP

Part Number: CDCM6208

Hi,

One of the project, Im using the CDCM6208 for generating difdiffere PLL

clocks.i have designed the Y_1 as 156.25MHz,Y_2 as 156.25MHz ,  Y_3 as

125MHz,  Y_4 as 125MHz,Y_5 as100MHz,Y_6 as 100MHz,Y_7 as 100MHz and ,  Y_8

as 25MHz.Did I choose correct output pins values ??. and Where my Primary frequency is 25MHz... Can I generate respective frequencies at the outputs?