TPL5010: TPL5010 timing

Michael Kogan59

Prodigy 120 points

Part Number: TPL5010

I need to generate battery disconnect signal ~couple minutes after power is lost.

Questions:

Does RSTn stay high during power up?
What happens if VDD comes up very slowly?
Is there a way to have TPL5010 powered up, but not generate Wake pulses?

Thank you

Michael

over 8 years ago

0 Lane Boyd over 8 years ago

TI__Genius 16845 points

Michael,

A1. After VDD is supplied, RSTn is low. RSTn goes high after reading the first reading the external resistor and outputting a RSTn pulse (t_Rext + t_RSTn).

A2, The device typically will begin to operate once VDD exceeds 1.75V .

A3. If no DONE input is received within the programmed time interval, then no WAKE pulse will be generated.

Kind regards,
Lane

0 Michael Kogan59 over 8 years ago in reply to Lane Boyd

Prodigy 120 points

Thank you

Clock & timing

Clock & timing forum

TPL5010: TPL5010 timing