WEBENCH® Tools/CDCLVP1204: simulation with 50MHz input & 156.25MHz

Kay Chen53

Part Number: CDCLVP1204

Tool/software: WEBENCH® Design Tools

Hi There:

I'd like to use the WEBENCH tool to simulate the 50MHz (or 156.25MHz) input & LVPECL 3 output test and find the match with 48fs, RMS jitter in 10KHz to 20MHz.

but I only could find the 152.8 fs RMS jitter simulation result. Please help to recommand about the step we could run the simulation and match with the spec

over 7 years ago

0 Shawn Han over 7 years ago

TI__Genius 9920 points

Hi Kay,
1. 48fs in datasheet is additive jjitter. That's meaning Jitter_out^2= Jitter_in^2 + Jitter_add^2.
2, Please "Enter Custom Phase Noise for Reference or VCO/VCXO" in WEBENCH. That's the phase noise for CDCLVP1204 input.
Regards,
Shawn

0 Kay Chen53 over 7 years ago in reply to Shawn Han

Expert 2225 points

Hi Shawn:

Thanks again, I've try to input the 50MHz input as Phose Noise input (but found some error message in there)

Please help us to advice the correct step for doing phase noise analysis.

0 Shawn Han over 7 years ago in reply to Kay Chen53

TI__Genius 9920 points

Hi Kay,

Phase noise is y dBc/Hz on offset x kHz from carrier 50 MHz.
For example, you could input
x y
0.01 -90
0.1 -100
1 -120
10 -140
100 -155
1000 -160

Above values should refer to your real XO phase noise.
Smaller values in y column mean jitter performance is better.

Regards,
Shawn

0 Kay Chen53 over 7 years ago in reply to Shawn Han

Expert 2225 points

Hi Shawn:

Thanks! I've input the parameter and get the following result. Is that a correct Phase noise result?

0 Shawn Han over 7 years ago in reply to Kay Chen53

TI__Genius 9920 points

Phase noise is a negative value.

-100 dBc/Hz

Clock & timing

Clock & timing forum

WEBENCH® Tools/CDCLVP1204: simulation with 50MHz input & 156.25MHz