• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 661 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LMK01010: Single-ended Sine Wave Input

LMK01010: Single-ended Sine Wave Input, 10 output clock buffer

Dung Huynh
Prodigy 130 points
Part Number: LMK01010
Other Parts Discussed in Thread: LMK00301

Is there an equivalent of LMK01010 with 10 outputs?

Thank you

  • 0
    TI__Mastermind 32575 points
    See LMK00301. It is a very low-jitter 1:10 differential clock buffer but without divider capability.

    Alan
  • 0 in reply to Alan O
    Prodigy 130 points
    Alan,

    Since the LMK00301 datasheet does not specify the single-end sine wave operation of CLKin, may you clarify if the following features are supported:

    1) Can both CLKin0 and CLKin1 be driven by single-ended sine wave up to frequency 700 MHz?
    2) What is the power requirement for the sine wave signal for single-ended operation at 700 MHz?
    3) Is the termination for single-ended sine wave input the same as Figure 12 in the LMK01010 datasheet?
    3) What is the LVDS additive jitter with CLKin0 and CLKin1 driven by single-ended sine wave at ~700 MHz(12 kHz to 20 MHz)?

    I appreciate your continuous support.

    DH
  • 0 in reply to Dung Huynh
    TI__Mastermind 32575 points
    1. Yes.
    2. Input power should between +8 to +10 dBm. This should give optimal additive jitter by having input slew rate >= 3 V/ns.
    3. Source --> 50-ohm trace --> 0.1uF AC-coupling cap --> 50-ohms termination from CLKinX_P and CLKinX_N. CLKinX_N should also have 0.1uF cap to GND. The 50-ohm termination across the P and N inputs will ensure both inputs are biased (internally) to the same voltage.
    4. Additive jitter should be less than 40 fs RMS (assumes input slew rate >= 3 V/ns).

    Alan