This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCI6214: Frequency accuracy and stability

Part Number: CDCI6214

Hi,

I generally see the specification of below parameter:

1. frequency tolerance (ppm)

2. Frequency error (ppm) and

3. Stability over temperature and voltage range but for this IC

But I don't see these specification.

Can you help to provide above specification to determine if this part can be selected for our application?

Best Regards,

Bipin

  • Hi,
    CDCI6214 is a clock generator that requires an external reference to lock to in order to synthesize various frequencies at the output. Frequency tolerance, accuracy and stability specifications typically apply to the reference used. The reference can be a crystal or an oscillator. The variation in the output frequency (ppm) generated by the device follows the reference input variation (over temperature). The only additional error associated with the device would be a "synthesis error" while generating output frequencies. The synthesis error would typically exist only when a fractional output divider is required to generate the output frequency. The exact error depends on the fraction. For scenarios where the output frequency can be achieved directly from the VCO using an integer output divider and that VCO has an integer relationship with the phase detector frequency, the synthesis error is 0ppm.
    Regards,
    Arvind
  • Hello Arvind,

    Thank you. The explanation is convincing but to understand it better I have one more question in line.

    As the input clock frequency gets multiplied and divided to generate output frequency so it is complex for me to understand the overall impact on output frequency.

    For example, If I choose crystal input with +/-50ppm stability then what would be the overall error in synthesized output frequency.

    We are planning to use integer divider only so sythesize error would be 0ppm as you mentioned.

    Best Regards,

    Bipin

  • Hi Bipin,
    The output clock stability will follow the reference input and also be +/-50 ppm.