This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE913PERF-EVM: Unwanted side-band at offset frequency

Part Number: CDCE913PERF-EVM

 I have  generated clock frequencies of 10.045Mhz and 123.2MHz using TI EVK:CDCE913PERF-EVM and clock pro software ,

 Few issues we have observed which we are listed below:

1)      Frequency offset observed with respect to programmed frequency .

 

2)      Also we have observed side bands (unwanted side bands at offset frequencies w.r.t programmed carrier frequency ) during signal generation.

You can refer the attachment for more details (PLL Test.zip )

Thanks and regards

Shamanth

PLL Test.zip

  • Hi Shamanth,

    What is the input frequency? Could send send your configuration? In the GUI, click File > Save...

    The spurious and frequency offset are related to the frequency plan. Spurious is a result of frequencies mixing within the device/system, and offset is related to the divider settings and depth.

    Kind regards,
    Lane