• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 749 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVD1204: how to design with 3.3V LVCmos INPUT? Do we have some recommend circuit for 3.3v Lvcmos input?

Frank Xiao
Genius 12055 points
Part Number: CDCLVD1204

Hi team,

how to design with 3.3V LVCmos INPUT? Do we have some recommend circuit for 3.3v Lvcmos input? Thanks.

  • 0
    TI__Genius 16845 points

    I would not recommend a 3.3V LVCMOS input as the input voltage could exceed the recommended operating maximum. Consider using a level shifter or clock buffer to translate the levels.

    A simpler alternative would be to create a voltage divider using large resistors to attenuate the signal level, however this is not recommended in many cases as it can have a negative impact on signal integrity. You could simulate the signal integrity using the IBIS model.

    Kind regards,
    Lane