Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVD1204: To confirm the recommended power supply decoupling method in the datasheet

Part Number: CDCLVD1204

Hi colleagues,

According to the datasheet, the recommended power supply decoupling method is to use a 1uF capacitor on the board supply side and 10uF + 0.1uF capacitors on the chip supply side. It is not a typo, right?

I have checked the design of the EVM of CDCLVD1204. 4.7uF is used on the board supply side and 4.7uF + 0.1uF are used on the chip supply side. 

A similar strategy is deployed on the EVM of other ICs in the same family, like 10uF on the board supply side and 10uF + 0.1uF on the chip supply side.

It would be grateful that you can confirm the recommended power supply decoupling method for CDCLV1204 here. Many thanks in advance!

Best Regards,

Qipeng