• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 23 subscribers
  • Views 407 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04832: About power sequence requirment

diverger
Expert 1510 points

Part Number: LMK04832

It seems lmk04832 has several clock group. And has also seperate power supplies for each group.  I wonder:

  1. Are there any power up/down sequence requirement for these supplies?
  2. May I power the 'Vcc5_DIG' digital circuitry only?

Thanks.

  • 0
    TI__Guru** 119910 points

    Hi diveger,

    As far as I know, there is no power up sequence requirement.

    We suggest provide power supply to all power supply pins. Power only part of those supply pins is not recommended and most importantly, we don't know what would happen as the chip is not design to operate in this way.

  • 0 in reply to Noel Fung
    Expert 1510 points

    In my situation, the digital supply is shared with FPGA, And the other supplies on a seperate LDO. When powering up, the digital supply up first, after somewhile then the clock group supplies. I'm afraied the delay my do harm to the chip.

  • 0 in reply to diverger
    TI__Guru** 119910 points

    Hi diverger,

    We don't have any data to quantify the delay. We suggest either use the same LDO for all power supply pins or try to reduce the delay as much as possible.