Once the device has been programmed for a different output frequency, what is the settling time of the output?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Once the device has been programmed for a different output frequency, what is the settling time of the output?
Hi Gregory,
After programming, the part will run a VCO calibration routine to self determine the suitable VCO core and band. After that, the PLL loop will close again to lock to the new frequency. In other words, after programming, the settling time is equal to VCO calibration time + PLL analog lock time.
Please check datasheet section 7.3.7 for VCO calibration time details.
PLL analog lock time is approx. equal to 4/loop bandwidth. You can also use PLL Sim to estimate the lock time.