• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 320 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVC1310: input slew rate requirement of the CDCLVC1310

Frank Xiao
Genius 12055 points
Part Number: CDCLVC1310

HI team,

My customer wants to use the CDCLVC1310, and we want to check the slew rate of the device, we can only find the typical value on the datasheet. Do we have the min and max limitation? if yes, what's the risk if not in the range? Whether the 3.85V/ns has risks?

Thanks.

 

  • 0
    TI__Genius 16845 points

    There is no min and max limit defined. The input slew rate is specified at 2V/ns typical because the electrical characteristics were characterized with an input with 2V/ns slew rate.

    A faster input slew rate corresponds to a lower phase noise floor while a slower input slew rate corresponds to a higher phase noise floor. For 3.85V/ns, we expect a lower noise floor meaning lower additive jitter. 

    Kind regards,
    Lane