• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 22 subscribers
  • Views 444 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK01801: Current drawn from power pins

Binayak Shrestha88
Expert 1660 points

Part Number: LMK01801

Hi TI Team,

In datasheet table 9-1, current consumption based on the functional blocks are given as:
1. Core current
2. Bank A current
3. Bank B current
4. Buffers
5. Output divider
6. Input Dividers
7. Analog Delay
8. LVDS clock output buffers

How are they mapped in terms of current drawn from the individual power pins:

(a) VCC8_DIG =
(b) VCC4_BIAS =
(c) VCC2_CLKIN0 =
(d) VCC6_CLKIN1 =
(e) VCC1_CLKOUT0_1_2_3 =
(f) VCC3_CLKOUT4_5_6_7 =
(g) VCC5_CLKOUT8_9_10_11 =
(h) VCC7_CLKOUT12_13 =

Thanks and Regards,
Binayak

  • 0
    TI__Expert 6140 points

    Hello Binayak, 

    The breakdown isn't exactly 1 - 1. Depending on what's enabled / powered on within each bank, a few supply pins may change. 

    Bank A/Bank B: Vcc2 / Vcc6 - typical number is observed as soon as one CLKin0 / CLKin1 is being used with 1 of the outputs. 

    Buffers: Vcc1, Vcc3, Vcc5, Vcc7 - this typical level is observed as soon as 1 output within that output group is turned on. 

    Output divider: Vcc1, Vcc3, Vcc5, Vcc7 - note there are 4 output dividers as shown in page 2 of the datasheet block diagram, so if outputs from an output group aren't being used, then that output divider isn't being used. 

    Input divider: Vcc2 / Vcc6 

    Analog delay: Vcc7 (only available on output 12 / 13) 

    LVDS clock output buffers (100 ohm termination between n & p): Vcc1, Vcc3, Vcc5, Vcc7. This is per channel number. 

    So for example if all outputs are on LVDS mode with output divider 1 (conditions of table 5.4), using the guidelines in table 9.1:

    - LVDS: 136 mA (12 * 9 + 14 *2) 

    - Input divider: 18 mA (9 * 2) 

    - Bank A / B: 47 mA (25 + 22) 

    - Buffer : 60 mA (15 + 15 + 15 + 15) 

    - Output div: 78 mA (21 * 3 + 15) 

    - No analog delay 

    Total of 339 mA which is in-ling with table 5.4. 

  • 0 in reply to Amin Eshraghi
    Expert 1660 points

    Hi Amin,

    Thanks for clearing things out.

    Since my other thread is closely related to this thread, I've posted one small follow up question regarding VCC8_DIG and VCC4_BIAS in that thread: https://e2e.ti.com/support/clock-and-timing/f/48/t/888584

     

    Thanks and Regards,

    Binayak