• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 595 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVC1106: Application question

user4979999
Prodigy 690 points

Part Number: CDCLVC1106

Hi,

Customer would like to use our clock buffer for Intel ethernet chip I210, and Intel reference circuit has two cap C1/C2, is that ok to put these cap at our buffer output? Will it impact our buffer performance? 

Regards,

Lynn

  • 0
    TI__Genius 16845 points

    Hi Lynn,

    47pF load may significantly slow down the edges, and the operating frequency could pose further limitation depending on the edge rate. Could you measure the performance and verify it meets the requirements?  

    Kind regards,
    Lane