Hi,
We are using LMK04828 for our design for High speed JESD clock generation i.e ref clocks and sysref to FPGA's.
We facing problem when FPGA signals are taken for monitoring purpose, as the clocks are not stable when FPGA is powered on.
same FPGA needs to configure the LMK04828 since we don't have eeprom/flash internal to clocking device, also in current form factor we cannot put any other small device to program the LMK before FPGA powering sequence.
Request TI any plan to incorporate EEPROM in future version of LMK series or we need to modify our design with other parts from other vendor to meet the need.
Regards,
Rajesh khanna