We use LMK04828 to source clock for FPGA PLL. When we enable the duty cycle correction on output clock, the FPGA PLL is loss of lock sometimes. When disable the duty cycle correction feature, the FPGA PLL is lock.
We measure the output jitters of the two mode, the jitter is increase when enable duty cycle correction.
We want to know why the duty cycle correction cause this?
