• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 279 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LMK00334: Can the output terminal of HCSL be changed from 50 ohm to 75 ohm?

LMK00334: Using power pin to power down output

Jeff Xie
Intellectual 1780 points
Part Number: LMK00334
Other Parts Discussed in Thread: CDCLVD110A, CDCDB2000, CDCLVP1208

Hi team,

Customer have two questions:

1. Can I control VCCOA and VCCOB from an external circuit to control the clock output? Because it is connected to the M.2 module, it needs to be connected to CLKREQ# for enabling control.

2. Are there other similar chips with clock output enable control?

  • 0
    TI__Genius 16845 points

    A1. It should be OK

    A2. If you need another PCIE buffer, we have CDCDB2000 which has 20 outputs and is DB2000QL compliant. You can also consider CDCLVD110A for a device with individual output enables. If you need a device with enables that disable a bank of outputs, consider CDCLVP1208, you can use the IN_SEL pin as the global output enable.

    Kind regards,
    Lane