• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 271 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04610: sysref and refclk pin assignments

Obinna Ezeilo
Intellectual 2385 points
Part Number: LMK04610

Hi Team, 

My customer is using LMK04610 in their application for JESD204B clock creation for their ADC, DAC & FPGA and they would like to know if the the sysref and refclk for the same part need to be from the adjacent clkout pairs?

Can you advise accordingly? 

Thanks in advance. 

Obinna. 

  • 0
    TI__Mastermind 33690 points

    Hi Obinna,

    LMK04610 does not require REFCLK and SYSREF to come from adjacent clock outputs on six of the output channels - channels 1, 2, 5, 6, 9, and 10 are all independent. However, channel 3/4 share a divider, and channel 7/8 share a divider, so 3/4 must be both REFCLK or SYSREF, and 7/8 must be both REFCLK or SYSREF.

    Regards,