This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04906: Query about reset values of R9 and R10 and documentation

Part Number: LMK04906

Before starting to program the LMK04906 I have validated my interface by reading all the register values after reset to check that they agree with my expected default values.  Everything agrees with the documentation ... except for the entirety of register 9 and the top bit of register 10, both of which differ in fixed pattern bits.

So a quick and simple question to clarify the documentation.  Is it expected that:

  1. R9 reads as AAAAAA89 and should be written as 55555549 (every bit inverted except the bottom bit)
  2. R10 reads as 9140420A and should be written as 1140420A (top bit inverted, and assuming power on default values for the R10 fields) ?

I also note that EN_CLKin2 (R13[7]) reads as 0 after reset but is documented to be 1.  I presume this is a simple documentation error?  I notice also that in Table 15 (page 50) the field definition for CLKin_Select_MODE is incorrectly shown as [11:8] instead of [11:9], which matches page 54.  Yes, I have double checked every single field... sigh.

The documentation (SNAS589F, Aug 2017) does not seem to make it clear that bits R9[31:6] and R10[31] will be inverted from their power-on values.  Just to be clear: I am only reading these registers as a debug step at the start of script development, I understand that this is not part of the normal initialisation flow.

  • Hi there,

    We will get back to you tomorrow.

    Regards,
    Hao

  • Hi Michael,

    1. I'm not sure about the readback state after POR for R9, but it should be written as 0x55555549. I find it plausible that the readback comes as 0xAAAAAA89, because internally R9 is divided into several 2-bit bitfields for setting current limits on the channel supplies, and the startup settings are one bit higher for each group, likely accommodating higher anticipated current draw on startup. Technically these fields could be left unprogrammed without consequence to normal operation since they are just current limit settings, but our characterization data is given with R9 set to 0x55555549.
    2. POR default for R10[31] is 1, as you say. In this instance, it doesn't make a difference whether it's written as 0x9140420A or 0x1140420A, because R10[31] controls a setting in a part of the device that is always powered down.

    For EN_CLKin2, POR default should be 0. This is a documentation error.

    CLKin_SELECT_MODE is a 3-bit field and should read [11:9]. This is a documentation error.

    I'll make a note for our next datasheet revision that the POR default state of the unnamed fields is not captured anywhere in the datasheet, and should be included for reference. I'll also add the two documentation errors you discovered.

    Regards,

  • Thank you very much.