Can I drive 3 CDCE62005 input form a single output of CDCE62005 in LVDS configuration. The maximum frequency is about 100Mhz. How would be the drive performance, will this contribute to phase noises and jitter.
Thanks,
Akhil
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Akhil,
you are asking a tricky question. You can generally drive multiple, differential inputs in a multi-drop setup, in which you make sure that only the last receiver in the receive chain terminates the transmission line. The problem are stub lines. They will add parasitic capacitance, meaning they slow down your edges as they cause reflections. Also, the device input capacitance due to package and bond wires adds to the overall signal load. So your layout has to be very careful.
Concerning CDCE62005 output jitter, you will see an impact only if you use the device in synthesizer mode (meaning with a loop bandwidth of the loop filter in the 100kHz range). If you use the device in jtter cleaning mode (loop filter maybe 1kHz), you will see no change at all. In synthesizer mode the impact will be proportional how well you design the transmission line and how well you can avoid any kind of stub line related signal interruptions.
Ideally you would at least use a CML or LVPECL signal as your signal source, so you have a bit more swing available to travel down the transmission line. Hope this helps.
Best regards, Fritz
PS: one alternative you might consider is using one of the CDCE62005 outputs or the AUX output to actually bypass the PLL and drive the clock input signal out to the next CDCE62005.