• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 466 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04208EVM: Configuration file

Danilo A.
Mastermind 34110 points

Part Number: LMK04208EVM
Other Parts Discussed in Thread: LMK04208

Hi Team,

We've received a request from a customer for the configuration file to generate a clock out of multiple of 276.21Mhz. The LMK04208EVM has a 122.88 Mhz input osc in.

Regards,

Danilo

  • 0
    TI__Mastermind 34900 points

    Hi Danilo,

    LMK04208 is an integer N divider and an integer output divider. 276.21MHz does not share any common multiple with 122.88MHz within VCO range. They must change their OSCin frequency, or accept an extremely low PLL2 phase detector frequency which will degrade their phase noise performance. If they have an alternate VCXO frequency which they would prefer to use, which does share a common multiple with 276.21MHz within VCO range, I can suggest a configuration.

    Regards,