Hi,
We are using CDCE72010 chip in our receiver design.We are using primary single ended input at 10dBm and using a 3.3V VCXO(LVPECL).When we load the default register settings we are seeing a PLL unlcok and we are using a 3rd order passive loopfilter.We also noticed that CP output is comming Zero volts. Please share us any debug notes/diagnosis method to overcome this issue.
Thanks/Regards,
Muralidhar