• State TI Thinks Resolved
  • Locked Locked
  • Replies 8 replies
  • Answers 4 answers
  • Subscribers 21 subscribers
  • Views 3630 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04828: Multiple RFSoC Clock Tree Synchronization

Shekhar Kulkarni
Intellectual 880 points

Part Number: LMK04828
Other Parts Discussed in Thread: LMX2594, LMK04832,

Hi All,

Could someone validate the clock scheme used for Multiple RFSoC synchronization

Will i be able to achieve <5 degree phase variation for all clock inputs across each RFSoC ?

  • 0
    TI__Mastermind 28590 points

    Hello Shekhar,

    < 5 degrees of 6 GHz is... ~2.3 ps.  I do not think you will be able to achieve that over PVT.  You may be able to use the ability to do fine phase adjust in the LMX2594 to tune to that level.

    Since you are not re-clocking a SYSREF through CLKin0, you will need a SYNC signal to both LMK04832 to request a SYSREF at the same time to cause each LMK to generate a SYSREF at the same time.

    73,
    Timothy

  • 0 in reply to Timothy T
    Intellectual 880 points

    Hi Timothy

    Since I am providing Ref Clock as 5MHz with length matched to all LMK's , I expect all SCLKout to be in phase.

    Then what is the need of providing external SYNC to each LMK

    I do not have any such provision in my design

    Please provide your feedback

  • 0 in reply to Shekhar Kulkarni
    Intellectual 880 points

    Hi Timothy

    Is my below understanding correct ?

    "

    Do we need all SYSREF for RFSoC to occur at same edge and also at same moment ?

    If same edge, not same moment, Then no Sync is needed for all SYSREF to occur at the same time

    If same edge and same moment, then we will need to request SYSREF at the same time from all the down-stream LMK04828 devices

    "

  • 0 in reply to Shekhar Kulkarni
    TI__Mastermind 28590 points

    Hi Shekhar,

    Shekhar Kulkarni said:
    Do we need all SYSREF for RFSoC to occur at same edge and also at same moment ?

    Not for the purpose of JESD204B alignment.  Only if you add this requirement.  JESD204B determinism only exists within the LMFC.  Beyond that you must keep track of the timing.

    So with the 0-delay at the SYSREF frequency.  So if you send SYSREF and reset the LMFC of one converter.  Then in 5 minutes send SYSREF to reset another converter.  From JESD204B perspective it will be as if the first converter received a SYSREF at the same time as when you send the second SYSREF 5 minutes later.

    73,
    Timothy

  • 0 in reply to Timothy T
    Intellectual 880 points

    HI Timothy,

    When configuring digital delays to align the SYSREF and clock outputs [Useful for trimming out routing delays or aligning the SYSREF output to the center of a valid window on the data clock], do we need to provide SYNC input, and on which pin of LMK ?

    If yes, will it be from a Master LMK device ?

  • 0 in reply to Shekhar Kulkarni
    TI__Mastermind 28590 points

    Hello Shekhar,

    You do not need to synchronize when making adjustments to the field SDCLKoutY_DDLY.  If you change the global SYSREF digital delay (SYSREF_DDLY) or the device clock digital delay (DCLKoutX_DDLY_CNTL/CNTH) you will need to provide a SYNC.
      - To do the sync to update the DDLY, the simplest thing is to provide software SYNC.  You will need to set all SYNC_DIS = 0.  0x144 = 0x00.  Then set SYSREF_MUX to normal.  Toggle the SYNC_POL.  Then you can flip back to the prior config and set 0x144 = x0ff again.
       - Please refer to datasheet section 9.3.2.
       - LMK04832 TICS Pro profile will generate a register sequence to program under the frequency planner tab at the bottom... this is for LMK04832.  However the register maps are similar.  It may work for you.
       - Finally, please take a look at:

    73,
    Timothy

  • 0 in reply to Timothy T
    Intellectual 880 points

    Hi Timothy,

    So assume i shall be doing "global SYSREF digital delay" and for that to provide SYNC, i shall do only software config and not use any external master LMK to provide SYNC... 

    One more question, If Device CLK and SYSREF are generated from different device i.e LMX and LMK respectively, then if we need to adjust phase of LMX out with respect to LMK's SYSREF What is the procedure ?



  • 0 in reply to Shekhar Kulkarni
    TI__Mastermind 28590 points

    Hello Shekhar,

    In general you don't need to make adjustments to the global sysref digital delay.

    If you chose to not use an external master to provide a SYNC, that's ok.  However when requesting the SYSREF to the two boards.  It increases the likelihood that the SYSREF from each LMK04828 will not occur at the exact same time.  As above, this is not required for JESD204B because when it does come out, it will be deterministic with one of the 5 MHz clock edges.  If your application does require the SYSREF to occur at the exact same moment.  You're best option is to use an upstream LMK04828 or LMK04832 to generate the SYSREF pulse and configure the downstream LMK04828 or LMK04832 to re-clock the CLKin0 through to the SYSREF output.  The second best option is to use the common SYNC pin.

    Shekhar Kulkarni said:
    One more question, If Device CLK and SYSREF are generated from different device i.e LMX and LMK respectively, then if we need to adjust phase of LMX out with respect to LMK's SYSREF What is the procedure ?

    If you chose to adjust the phase output of the LMX2594 instead of the phase of the LMK SYSREF using sysref DDLY. 

    Please note the LMX2594 supports re-clocking of SYSREF through RFoutB and I may suggest that.

    The information on phase adjust is given in the LMX2594 datasheet under section 7.3.11 Phase Adjust on page 29.  Program the MASH_SEED word.

    73,
    Timothy