• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 223 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04828: LMK04828 dynamic DDLY

gang huang
Prodigy 230 points
Part Number: LMK04828

I got some questions about the DDLY:

1. Can the DDLY be used together with the ADLY? If so, how should I set the DCLKoutn_max? 

2. In manual 9.3.3.3, steps 6 and 7, both started with the SYNC_MODE, are they going to override each other?

Thanks

  • 0
    TI__Mastermind 33400 points

    Hello Gang Huang,

    1. Yes, DDLY can be used simultaneously with ADLY. Mux should be set to 0x3 (Analog Delay + Divider). If the divide value is odd, or if you also want to use the half-step, you should also enable half step and duty cycle correction for the analog delay path (DCLKoutX_ADLY_MUX=1).

    2. Looks like a typo; step seven should not write a new value to SYNC_MODE. I'll add it to our list of datasheet corrections.

    Regards,