• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 340 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVP1204: single-ended output

Connie Lu1
Intellectual 2080 points
Part Number: CDCLVP1204

Hi team,

My customer is planning to use a 200MHz LVPECL clock.  For the configuration below, they want to drive the CDCLVP1204 single-ended with a square-wave. What is the recommended minimum voltage? I see recommended specs for differential but not single-ended.

Thanks,

Connie

  • 0
    TI__Mastermind 30710 points

    Hi Connie,

    This use case most closely matches the diagram in Figure 14.

    In the LVCMOS input case, INP1 should be used as the single-ended square wave input, with IN1N biased to Vth. Section 6.6 describes the electrical characteristics for the LVCMOS input case, including the allowable threshold voltages and the high/low conditions. In summary, as long as Vth is between 1.1V and 1.8V, a square wave is permitted on INP1 with VIH=Vth+0.1V, VIL=Vth-0.1V, and the input amplitude may be from 0V to Vcc.

    Regards,