Other Parts Discussed in Thread: LMK04803
Hello team,
Could you please help me to address the customer's question?
- If PLL2_N is different from PLL2_N_CAL value (e.g. PLL2_N=0x10 and PLL2_N_CAL=0x0C), can guaranteed |ΔTCL| shift from the initial value?
- After the calibration, PLL2 uses the PLL2_N value. How can I check if the calibration is successfully completed? How long does it take to calibrate?
- In my system, sometimes the output port is not correct when start-up in low temperature (once in 20 start up. 1 unit in 100 prototype builds).
In this case, SPI, reset, power supply, and OSCin waveforms looks OK.
However, when start up fails, it outputs high frequency. So I think it's related to the calibration.
DCLKout7, 8, 10 ports are supposed to output 122.8MHz, but it outputs around 307MHz, which is close to default value. Register setting is same as mentioned in #2. Could you please help me to address this? - 30.72MHz signal is input to OSCin. LMK04828 DS doesn't have formula about the relationship among PLL2_N, PLL2_N_CAL, prescaler, and VCO frequency. Would it be same as Table 116 and 117 in LMK04803 DS?
In the 9.7.8.3, it indicates that PLL2_N_CAL prescaler is included. So I'd like to ensure that.
Normal mode: PLL PDF (N) = VCO Frequency / (PLL2_P * PLL2_N)
During calibration: PLL2 PDF (N_CAL) = VCO Frequency / (PLL2_P * PLL2_N_CAL)
Best regards,
Itoh