This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
Here is the inquires from customer.
Thank you and best regards,
Michiaki
Hello Michiaki,
1. Yes, the ADS1672 can operate with DVDD=3.3V. There might be a slight increase in digital noise coupling into the inputs at the higher DVDD voltage, but this also depends on the edge rate of the digital inputs and the capacitive loading on the digital outputs. If DVDD exceeds 3.3V and is less than 3.6V (ABS MAX) the part will not sustain damage, but we do not have any data to predict performance in this range.
2. YES, if SCLK_SEL=0, then Fsclk=Fclk. This is true if output is CMOS or LVDS. With the lower clock speed of SCLK=20MHz, they can use either CMOS or LVDS for reliable communications. If the distance between ADC and FPGA is less than 10cm, then I would suggest to use single CMOS line to reduce number of pins on FPGA. However, if the FPGA supports LVDS, they may see lower noise using LVDS since they are operating with DVDD=3.3V.
3. YES, 5V amplitude for CLK is required. There is no internal voltage level translation between the CLK circuit and the DVDD supply. Either use a 5V clock oscillator, or use a voltage level translator.
Regards,
Keith Nicholas
Precision ADC Applications