We are interesed in integrating the TI JESD204B IP Core (TI204c IP core) into Xilinx Zynq UltraScale+ FPGA. The TI questionaire asks me which MODE I need.
What is this MODE and how do I find out which MODE I need?
Please advise,
Endric
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We are interesed in integrating the TI JESD204B IP Core (TI204c IP core) into Xilinx Zynq UltraScale+ FPGA. The TI questionaire asks me which MODE I need.
What is this MODE and how do I find out which MODE I need?
Please advise,
Endric
Endric,
The modes are shown in Tables 8-16, 8-17 and 8-18 in the second column of the tables in the data sheet. These are called JMODE in the table. This is the info we need. The part can operate in many different modes (different number of lanes, converts, octets, ect....). You need to determine how you want to operate the device, then select the appropriate JMODE.
Regards,
Jim