• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 46 subscribers
  • Views 178 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J66: ADCs failed to be configured

yun x
Prodigy 10 points
Part Number: ADS54J66

Hi,

In the process of using ADS54J66, we found that some of the ADCs we used failed to be configured under certain Chip temperature ranges, such 30 to 40 degrees Celsius. As shown in the picture below, channel AB (some AdCs are channel CD) always does not send K28.5 under certain Chip temperature ranges. It is worth noting that the ADCs can be configured successfully as long as it is not start-up in this temperature range. So, we want to know what might be causing the problem ?

And we used the power-on sequence recommended in the manual.

Looking forward to receiving your reply!

Thanks!

  • 0
    TI__Guru* 91947 points

    Yun,

    Please download the latest copy of the data sheet (Rev B, 2023). This part does require a power up sequence. This may be your issue.

    Regards,

    Jim

  • 0 in reply to jim s
    Prodigy 10 points

    Hi, JIM

    You should be referring to powering up the IOVDD 1.15-V supply before the 1.9-V supply. Thanks to another post in the forum, we have considered the power up sequence in the design. Based on current statistics, this problem occurs in about 5% of all ADCs. Is there any other possible cause?

    By the way, why does ADC not ignore the SYSREF input when MASK SYSREF is enabled.

    Thanks in advance,

    Yun

  • 0 in reply to yun x
    TI__Guru* 91947 points

    Yun,

    Try adding the following write:

    0x0011, 0x80  // analog page select

    0x0054, 0x80 // enable manual SYSREF

    Regards,

    Jim

  • 0 in reply to jim s
    Prodigy 10 points

    Hi, JIM

    Thank you very much for your suggestion, which is very effective. In addition, we found that " PLL  RESET " can solve the problem of ADC configuration in the specific chip temperature range.

    Finally, thanks again for your suggestion and your great help.

    Yun