• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 178 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSC2046: VBAT current flow

Attila Varhelyi
Intellectual 605 points
Part Number: TSC2046

What is the battery drain current flow into VBAT pin in case of unpowered TSC2046 IC?

I think to situation, when VBAT pin is connected to battery, but there is a power switch between battery and DC/DC converter and is switched off.

Reference:

Low Voltage I/O Touch Screen Controller datasheet (Rev. G) (ti.com)

  • 0
    TI__Mastermind 22860 points

    The divider on VBAT Line is normally switched on during the sampling period. To control the switch on the divider a voltage is needed. If the device does not have power then the divider should be disconnected and there should be no current drain.

    However please note device behaviour on pins is not guaranteed  when the device is not powered up. Therefore a sityation when chip is not powered up should be avoided

  • 0 in reply to Sanjay Dixit
    Intellectual 605 points

    I understand the physic in theoritical.

    Could you tell me value of Ibat in case of unpowered IC situation?

    Or could you measure it on any sample/demo board as target value, if any official parameter or simulator does not available?

    PS: I forecast it as formula of VBAT/1G Ohm, which is about 3.7nA.

  • +1 in reply to Attila Varhelyi
    TI__Mastermind 22860 points

    Iwould suggest to also place the VBAT at the output of the Power Switch.

    Please avoid a situation where an IC is partially powered up.

    We do not specify pin behaviour in an unpowered state.