This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC3152: LVPECL clock input levels?

Part Number: DAC3152

Hey, 

Just want to confirm the LVPECL clock input levels. 

Also, what are the AC coupled LVDS clock input levels (figure 35)? If I understand correctly, 0.8V - 1.6V per "LVDS INPUTS: DIGITAL INPUT DATA" section

  • Cameron,

    The LVPECL differential voltage needs to be at least 200mV and typical 1V. The LVDS inputs are typically 200mV differential swing with a common mode voltage of 1.2V.

    The LVDS INPUTS: DIGITAL INPUT DATA section in the data sheet is for the digital data lines D[9..0], not the input clock. 

    Regards,

    Jim