• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 47 subscribers
  • Views 83 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ADC128S052-Q1: SCLK Frequency

ADC128S052-Q1: Degradation when running SCLK lower than 3.2 MHz

Brian Gestner
Prodigy 60 points
Part Number: ADC128S052-Q1

Hi,

Can TI provide more details about the degradation described at

https://e2e.ti.com/support/data-converters-group/data-converters/f/data-converters-forum/1278700/adc128s052-q1-sclk-frequency

when the ADC128S052-Q1 SCLK is less than 3.2 MHz? We are specifically looking at running SCLK between 500 kHz to 2 MHz and need to understand all the possible degradations in the device operations.

Thank you!

Brian

  • +1
    TI__Expert 5310 points

    Hi Brian,

    Thanks for your question. As this is an older National Semiconductor device, unfortunately we do not have test data at those lower clock speeds. As far as I'm aware, going below 3.2MHz may degrade the AC performance by ~1dB, nothing drastic. I wouldn't recommend going below the 800kHz minimum clock speeds though, as I am uncertain how the performance would change at that point.

    Best regards,

    Samiha