This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
We are considering purchasing the ADC32RF55EVM and TSW14J58EVM.
Would it be possible to receive the FPGA project files (including project files, HDL source files, constraint files, IP core files, tcl files, etc.) implemented in the TSW14J58EVM to use as reference for our future FPGA development?
It would be helpful if the files could be read by Vivado.
Hello Hideharu,
The source files used by our HSDC Pro tool are not available. Kindly submit a TI-JESD204-IP request and we can share with you the source files for your desired mode. Additionally, the latest TSW14J58EVM version is not longer compatible with HSDC Pro so I would advise to instead select the TSW14J59EVM. We can start by creating files for the TSW14J59EVM and then port this to final desired FPGA.
Regards, Chase