• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 133 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC5689 t_align

hisakichi kobayashi
Intellectual 950 points
Other Parts Discussed in Thread: DAC5689

Hi all,

DAC5689 Datasheet.

Although it is a setup of t_align on a datasheet, it is 0.19 ns as xample at the time of 672 MHz,
t_align is set to NG at the time of 0ps, +40ps, and +80ps,
 and serves as OK at the time of 120ps, 160ps, 200ps, 300ps, and 400ps.
What do you do and become like this?

Moreover, if it delays in register diffclk_dly (1:0), it turns out that it does not generate NG.
What do you do and become like this?

 best regards,

Hisakichi Kobayashi

  • 0
    TI__Guru 68534 points

    Kobayashi-san,

    Since there are three forum posts regarding the same application for end customer, we will discuss this topic on the following forum posts:

    http://e2e.ti.com/support/data_converters/high_speed_data_converters/f/68/t/307940.aspx

    https://e2e.ti.com/support/data_converters/high_speed_data_converters/int-high_speed_data_converters/f/70/p/308638/1081178.aspx#1081178

    -Kang